Abstract: This paper presents the design and analysis of a continuously tunable low noise amplifier (LNA) with an operating frequency from 2.2 GHz to 2.8 GHz. Continuous tuning is achieved through a radio frequency impedance transformer network in the input matching stage. The proposed circuit consists of four stages, namely transformer stage, tuning stage, phase shifter and gain stage. Frequency tuning is controlled by varying output current through bias voltage of tuning stage. The circuit includes an active phase shifter in the feedback path of amplifier to shift the phase of the amplified signal. Phase shift is required to further achieve tunability through transformer. The LNA achieves a maximum simulated gain of 18 dB. The LNA attains a perfect impedance match across the tuning range with stable operation. In addition, it achieves a minimum noise figure of 1.4 dB.
Introduction
The number of wireless standards has increased rapidly in the last decade. Together with advancements in integrated circuit (IC) technologies, it has proliferated research in multiband radio systems. As such, Software Defined Radio (SDR) has gained popularity due to its ability to handle multiple bands through a single system. In addition, SDR can enable green radio networks (GRNs) by adapting the operating frequency to a band with less interference. Next-generation SDR systems possess the capability to eliminate external processing hardware and implement associated software instead for digital signal processing and digitization [1] . The literature on this topic focuses on improving the flexibility of SDR with specific attention on the front end.
In general, the design requirements for an SDR low noise amplifier (LNA) are yet to be standardized. An LNA is the first active circuit in the receiver front-end chain of an SDR. It should primarily have a high voltage gain, low noise figure (NF) and wideband impedance matching. In case of a band-limited SDR, the LNA should support reconfigurable multiband operation [2] . Additionally, a stable and linear operation is desired at all frequencies of operation. It is challenging for a reconfigurable LNA to achieve a desired narrowband bandpass response at individual center frequencies [3] so that out-of-band interferers in the operational bandwidth can be filtered out. Designing a reconfigurable input matching network with narrowband response is highly efficient as compared to a wideband matching network, where noise and interference from adjacent bands are difficult to suppress [4] .
Reconfigurable LNAs for SDRs are broadly divided as switchable LNAs and tunable LNAs. For an SDR with limited bandwidth, tunable LNAs with continuous or discrete tuning are preferred. Tunable LNAs are further divided as input tuning LNAs and output tuning LNAs.
Input tuning is referred to the capability to reconfigure the frequency response of the input impedance by variation of one or more elements in the input matching stage [5] . On the contrary, output tuning refers to variation of elements in the output matching or loading stage to vary the response of output impedance. Output tuning LNAs [6, 7] usually implement a wideband input matching network and a tunable output load. Wideband matching in such LNAs requires careful frequency planning to filter out interference. Input tuning LNAs implement a wideband load and a tunable input matching. It is important to select an appropriate topology for designing an input tuning LNA. Common gate (CG) topology was implemented in [8, 9] to get the wideband response and stable operation. However, the topology is not desired for designing an input tuning LNA due to the dependence of gain and NF on transconductance g m . Common Source (CS) LNA with inductive degeneration increases the real part of input impedance. It further improves the overall gain and noise matching of the circuit. Figure 1 illustrates the concept of input tuning LNA using a conventional source degenerated narrowband LNA. Replacing gate inductor L g with a variable inductor L g provides reconfigurable input impedance matching and therefore variable minimum input return loss (S 11 ) at different center frequencies. Nevertheless, implementing an LNA with L g will consume a large on chip area and hysteresis due to tunable inductor would degrade the overall Figure Input tuning is referred to the capability to reconfigure the frequency response of the input impedance by variation of one or more elements in the input matching stage [5] . On the contrary, output tuning refers to variation of elements in the output matching or loading stage to vary the response of output impedance. Output tuning LNAs [6, 7] usually implement a wideband input matching network and a tunable output load. Wideband matching in such LNAs requires careful frequency planning to filter out interference. Input tuning LNAs implement a wideband load and a tunable input matching. It is important to select an appropriate topology for designing an input tuning LNA. Common gate (CG) topology was implemented in [8, 9] to get the wideband response and stable operation. However, the topology is not desired for designing an input tuning LNA due to the dependence of gain and NF on transconductance gm. Common Source (CS) LNA with inductive degeneration increases the real part of input impedance. It further improves the overall gain and noise matching of the circuit. Figure 1 illustrates the concept of input tuning LNA using a conventional source degenerated narrowband LNA. Replacing gate inductor Lg with a variable inductor provides reconfigurable input impedance matching and therefore variable minimum input return loss (S11) at different center frequencies. Nevertheless, implementing an LNA with g L′ will consume a large on chip area and hysteresis due to tunable inductor would degrade the overall For input tuning LNAs, impedance transformer [10, 11] , tunable floating inductor [5] and switched inductors [12] were explored. The design in [10] proposed a continuously tunable LNA (CTLNA) to accommodate a large bandwidth with relatively less on-chip area. To achieve this, an ideal amplifier was applied to the feedback of Lg. Consequently, Lg can be scaled by a factor that is proportional to the gain of the amplifier. However, adding additional amplifier increases the noise in the circuit and power consumption as well.
For output tuning LNAs [13] , variable capacitor [6, 14] , switched capacitors [15, 16] and varactor [17] were implemented as output load. Switched capacitors and inductors provide agile discrete For input tuning LNAs, impedance transformer [10, 11] , tunable floating inductor [5] and switched inductors [12] were explored. The design in [10] proposed a continuously tunable LNA (CTLNA) to accommodate a large bandwidth with relatively less on-chip area. To achieve this, an ideal amplifier was applied to the feedback of L g . Consequently, L g can be scaled by a factor that is proportional to the gain of the amplifier. However, adding additional amplifier increases the noise in the circuit and power consumption as well. For output tuning LNAs [13] , variable capacitor [6, 14] , switched capacitors [15, 16] and varactor [17] were implemented as output load. Switched capacitors and inductors provide agile discrete tuning, but lead to substantial increase in chip area and manufacturing costs. In addition, tunable active inductors were explored to overcome the low Q of inductors and their large area consumption on chip. However, drawbacks associated with active inductors are higher power consumption, high noise and nonlinearity. As compared to input tuning LNAs, output tuning LNAs are more susceptible to process variations. They also need additional passives for designing a wideband input matching network. Furthermore, less input tuning LNAs were reported in the literature as compared to output tuning LNAs [18] .
FPGA based reconfigurable amplifiers [19] have been explored for lower frequency applications other than SDR. Transformer based matching networks [11, 20] feature an interesting alternative with a wider tuning range [21] and reduced power consumption. In this paper, we provide a comprehensive design and analysis of an input tuning LNA that implements a physical radio frequency (RF) transformer to dynamically tune the input impedance. The LNA achieves a tunable input matching and a wideband output matching from 2.2 GHz to 2.8 GHz. The organization of the paper is as follows-Section 2 presents the motivation. Section 3 discusses the analysis and design of the proposed CTLNA. Section 4 presents the overall architecture of CTLNA with analysis of input impedance, gain and NF. Section 5 discusses simulation results and finally Section 6 concludes the paper.
Motivation
A conventional narrowband LNA as shown in Figure 1a consists of a gate inductor and a source inductor in its input matching stage. The input impedance of this LNA can be derived from the small signal equivalent circuit shown in Figure 1c . Applying KVL to the circuit, the total input voltage V in is
From Equations (2) and (3), input impedance Z in of conventional narrowband LNA can be given as
where g m1 and C gs1 are the transconductance and gate-source capacitance of transistor Q 1 , respectively. The resonant frequency of input matching network depends on C gs1 , L g and source inductor L s . The resonant frequency at which Z in is real can be determined as
where C x is equivalent capacitance of C gs1 and C 1 . It can be concluded from Equations (4) and (5) additional circuit connected to the primary winding of transformer network. Using switching circuits with primary winding and inductive-capacitive resonant networks would not provide continuous tuning. Moreover, additional switching circuits shall increase power consumption and NF of the circuit. In this paper, we propose a CTLNA with tunable input matching network, comprising of a physical RF impedance transformer network. Input impedance can be varied to achieve minimum S 11 at each center frequency by changing the magnitude of current flowing through secondary winding of the transformer network. This can be achieved through magnetic coupling between primary and secondary windings of the transformer. Furthermore, the proposed LNA architecture comprises of an inductive load that provides a wideband response in the tuning range. This approach is expedient to maintain small area, continuous tuning and avoiding noise contributing elements in the signal path. Figure 2 shows the block representation of the proposed CTLNA which consists of four different stages. The first stage is the input matching stage that consists of an input capacitor C 1 and a physical transformer. The second stage consists of a phase shifter network that comprises of two CG transistors connected in parallel to a CS transistor to get a relative 0 • or 180 • phase shift between the currents through primary and the secondary windings of the transformer. The third stage consists of tuning transistor whose bias voltage V tune can be varied to get the desired tunability. Finally, the fourth stage is the amplification stage that achieves a tunable wideband gain when V tune is varied. For better understanding of the proposed circuit topology, design and synthesis of each stage is described as follows. through an additional circuit connected to the primary winding of transformer network. Using switching circuits with primary winding and inductive-capacitive resonant networks would not provide continuous tuning. Moreover, additional switching circuits shall increase power consumption and NF of the circuit. In this paper, we propose a CTLNA with tunable input matching network, comprising of a physical RF impedance transformer network. Input impedance can be varied to achieve minimum S11 at each center frequency by changing the magnitude of current flowing through secondary winding of the transformer network. This can be achieved through magnetic coupling between primary and secondary windings of the transformer. Furthermore, the proposed LNA architecture comprises of an inductive load that provides a wideband response in the tuning range. This approach is expedient to maintain small area, continuous tuning and avoiding noise contributing elements in the signal path. Figure 2 shows the block representation of the proposed CTLNA which consists of four different stages. The first stage is the input matching stage that consists of an input capacitor C1 and a physical transformer. The second stage consists of a phase shifter network that comprises of two CG transistors connected in parallel to a CS transistor to get a relative 0° or 180° phase shift between the currents through primary and the secondary windings of the transformer. The third stage consists of tuning transistor whose bias voltage Vtune can be varied to get the desired tunability. Finally, the fourth stage is the amplification stage that achieves a tunable wideband gain when Vtune is varied. For better understanding of the proposed circuit topology, design and synthesis of each stage is described as follows. 
Proposed Circuit Topology

Transformer Network
The transformer in the input stage is an RF impedance transformer. One end of its primary winding Lu is connected to the output of tuning transistor, while the other end is connected to the voltage supply VDD2 = 1.3 V. The secondary winding Ld is connected to the input transistor via a DC bias network. If Ld is considered as a variable inductor as shown in Figure 2 , then scaling its value will provide a 50 Ω impedance matching at different center frequencies. The design utilizes a similar concept by implementing an RF impedance transformer in place of a variable inductor. Therefore, frequency reconfigurability can be achieved if current passing through Ld can be changed. The magnetism property of transformer can be utilized [22] to change current through Ld. However, the currents i1 and i2 through Lu and Ld must have a relative phase shift ϕ of either 0° or 180° to allow continuous frequency tunability. This is because the RF impedance transformer circuit, shown in Figure 3a , provides a 50 Ω impedance match at a phase difference of 0° or 180° and the impedance is purely real at ϕ = 0°.This can be substantiated by deriving the relationship between transformer's input impedance ( ) 
The transformer in the input stage is an RF impedance transformer. One end of its primary winding L u is connected to the output of tuning transistor, while the other end is connected to the voltage supply V DD2 = 1.3 V. The secondary winding L d is connected to the input transistor via a DC bias network. If L d is considered as a variable inductor as shown in Figure 2 , then scaling its value will provide a 50 Ω impedance matching at different center frequencies. The design utilizes a similar concept by implementing an RF impedance transformer in place of a variable inductor. Therefore, frequency reconfigurability can be achieved if current passing through L d can be changed. The magnetism property of transformer can be utilized [22] input impedance Z inT (ω) and φ. From the simplified transformer network shown in Figure 3b and Z inT (ω) can be given as 1
Inverting Equation (7) and substituting s = jω, Z inT (ω) is
where α = i 2 /i 1 is the ratio of primary and secondary winding currents in the transformer network, M is the mutual inductance, L t1 is primary leakage, C t is interwinding capacitance and R c is core loss resistance. Inductances L t1 and L t2 correspond to inductances L u and L d in the implemented transformer network and given as.
where k is the coefficient of coupling and N is the turns ratio. Due to phase difference between i 2 and i 1 , i 2 = βi 1 e −jφ where β is the gain and α = βe −jφ [22] . Therefore, Equation (8) can be expanded as
Substituting values for variables in Equation (11) as R c = 0.91 Ω, β = 1, ω = 2πf, f = 3 GHz, L t1 = 3.37 nH, M = 0.5 nH, C = 995 fF and plotting Re(Z in ) vs. φ from 0 • to 360 • , we can verify that |Re(Z in )| = 50 Ω at 0 • and 180 • as shown in Figure 4a , despite the fact that our transformer model is different to that in [22] .
Inverting Equation (7) and substituting s=jω, 
where k is the coefficient of coupling and N is the turns ratio. Due to phase difference between 2 i and . Therefore, Equation (8) can be expanded as
Substituting values for variables in Equation (11) as Rc = 0.91 Ω, β = 1, ω = 2πf, f = 3GHz, Lt1 = 3.37 nH, M = 0.5 nH, C = 995 fF and plotting Re( ) in Z vs φ from 0° to 360°, we can verify that Re( ) in Z = 50Ω at 0° and 180° as shown in Error! Reference source not found.a, despite the fact that our transformer model is different to that in [22] . Additionally,
( )
Im in Z is maximum at ϕ = 180° which leads to a phase mismatch between i1 and i2; however, the desired relative phase shift between i1 and i2 is 0° for continuous tuning. Moreover, the amplified signal is an inverted version of input signal. A possible solution is a phase shifter circuit that can provide a phase mismatch of 0° to ensure that currents 1 i and 2 i are in phase. The resonant frequency T f of transformer can be determined as (12) Additionally, Im(Z in ) is maximum at φ = 180 • which leads to a phase mismatch between i 1 and i 2 ; however, the desired relative phase shift between i 1 and i 2 is 0 • for continuous tuning. Moreover, the amplified signal is an inverted version of input signal. A possible solution is a phase shifter circuit that can provide a phase mismatch of 0 • to ensure that currents i 1 and i 2 are in phase. The resonant frequency f T of transformer can be determined as The transformer's coefficient of coupling k is related to
A lower value of k would result in lower M and less sensitivity of transformer network to large frequency variation and current mismatch. Therefore, the value of k was kept low to achieve the desirable input match. Table 1 summarizes the design parameters for the transformer network.
A lower value of k would result in lower M and less sensitivity of transformer network to large frequency variation and current mismatch. Therefore, the value of k was kept low to achieve the desirable input match. Table  1 summarizes the design parameters for the transformer network. ( )
Z as a function of  . 
Phase Shifter
The circuit implements a conventional active phase shifter (APS) [23] to shift the phase of the amplified signal. The APS receives the amplifier output and is applied in the feedback path of the circuit. The circuit embeds two CG transistors in parallel to a CS transistor. Error! Reference source not found.a shows the schematic of adapted APS circuit with a conventional topology. The designed circuit is capable of providing a phase shift of more than 90°, thereby leading to elimination of phase mismatch between complex currents 1 i and 2 i . A simplified small signal equivalent circuit to illustrate the conventional APS operation is shown in Error! Reference source not found.b. According to [23] , 21 Y in admittance matrix for the APS is given as: 
Transformation of
S  can be expressed as 
The circuit implements a conventional active phase shifter (APS) [23] to shift the phase of the amplified signal. The APS receives the amplifier output and is applied in the feedback path of the circuit. The circuit embeds two CG transistors in parallel to a CS transistor. Figure 5a shows the schematic of adapted APS circuit with a conventional topology. The designed circuit is capable of providing a phase shift of more than 90 • , thereby leading to elimination of phase mismatch between complex currents i 1 and i 2 . A simplified small signal equivalent circuit to illustrate the conventional APS operation is shown in Figure 5b . According to [23] , Y 21 in admittance matrix for the APS is given as:
Transformation of Y 21 (ω) to S 21 (ω) can be expressed as
Sensors
From Equation (14) , the phase of S 21 (ω) can be derived as
where Z inPS and Z outPS are the input impedance and the output impedance of APS, respectively. It can be concluded from Equation (15) Figure 6 shows variation of phase of S 21 (ω) of APS with V X . The circuit provides a more than 90 • phase shift in our desired frequency range.
From Equation (14) , the phase of ( ) 
Where and are the input impedance and the output impedance of APS, respectively. It can be concluded from Equation (15) 
Tuning Stage
Error! Reference source not found.a shows the tuning stage of the designed CTLNA. It consists of a CS transistor biased with a positive gate voltage through a bias resistor. The CS transistor is placed in the feedback path and the input to its gate terminal is a phase shifted signal from the output of APS circuit. The output drain terminal is connected to one end of primary winding Lu of transformer network in the input stage. Figure 7a shows the tuning stage of the designed CTLNA. It consists of a CS transistor biased with a positive gate voltage through a bias resistor. The CS transistor is placed in the feedback path and the input to its gate terminal is a phase shifted signal from the output of APS circuit. The output drain terminal is connected to one end of primary winding L u of transformer network in the input stage. Varying the bias voltage (V tune ) of tuning transistor Q 6 continuously leads to incessant variation in its drain current i d6 . This further leads to variation in current i 1 flowing through L u and resultantly in α and β. Figure 7b shows the variation of i d6 with V tune . The resultant change in Z inT (depends on β) varies the input impedance of CTLNA, leading to continuous tunability. 
Circuit Analysis
Error! Reference source not found. shows the complete architecture of designed CTLNA with source degeneration and cascode topology. The cascode topology increases the circuit's AC resistance and aids in augmenting the gain. Inductive degeneration increases the real part of input impedance. The primary consideration while designing a CTLNA is to determine the band of operation. Ct, Lp and k values in transformer network are then selected to focus the desired operating band that ranges from 2.2 GHz to 2.8 GHz. One end of primary winding of the transformer in input stage is terminated with output from the tuning transistor, while the other end is connected to voltage supply. Input capacitor C1 resonates with Ld to achieve a continuously tunable impedance matching at different center frequencies. Continuous tuning shall only take place when 1 i and 2 i are in phase. The input of APS circuit is connected to the drain of Q1 via L3-C3 network. It provides a phase mismatch of 0° between the currents 1 i and 2 i through Lu and Ld. The output of APS is fed to gate of Q6 whose drain terminal further connects to Lu to achieve tunable input matching.
A resistance b R is also added for the purpose of providing DC bias to the input transistor Q1. For simplicity, a fixed inductor 2 L was adopted in the output loading section of LNA to achieve a wideband gain. A large resistance 1 R is added in parallel to 2 L for improving LNA stability at different frequencies and DC voltage gain. Figure 8 shows the complete architecture of designed CTLNA with source degeneration and cascode topology. The cascode topology increases the circuit's AC resistance and aids in augmenting the gain. Inductive degeneration increases the real part of input impedance. The primary consideration while designing a CTLNA is to determine the band of operation. C t , L p and k values in transformer network are then selected to focus the desired operating band that ranges from 2.2 GHz to 2.8 GHz. One end of primary winding of the transformer in input stage is terminated with output from the tuning transistor, while the other end is connected to voltage supply. Input capacitor C 1 resonates with L d to achieve a continuously tunable impedance matching at different center frequencies. Continuous tuning shall only take place when i 1 and i 2 are in phase. The input of APS circuit is connected to the drain of Q 1 via L 3 -C 3 network. It provides a phase mismatch of 0 • between the currents i 1 and i 2 through L u and L d . The output of APS is fed to gate of Q6 whose drain terminal further connects to L u to achieve tunable input matching.
A resistance R b is also added for the purpose of providing DC bias to the input transistor Q 1 . For simplicity, a fixed inductor L 2 was adopted in the output loading section of LNA to achieve a wideband gain. A large resistance R 1 is added in parallel to L 2 for improving LNA stability at different frequencies and DC voltage gain.
Phase Shifter
Tuning Transistor 
Input Impedance
The input stage of the proposed CTLNA consists of capacitor C1 and the transformer network. Secondary inductor Ld can be considered as a tunable inductor g L′ that replaces Lg in Figure 1 to achieve tunable input impedance. As Ld cannot be directly varied, magnetic coupling can be utilised 
The input stage of the proposed CTLNA consists of capacitor C 1 and the transformer network. Secondary inductor L d can be considered as a tunable inductor L g that replaces L g in Figure 1 to achieve tunable input impedance. As L d cannot be directly varied, magnetic coupling can be utilised to vary the input impedance of LNA. Since Z inT (ω) depends on α, the input impedance of CTLNA in Figure 8 is derived as
where C x is equivalent capacitance of C gs1 and C 1 . Equation (17) shows that f op depends on constants L d , L s , M, C gs1 and variable α. The value of α can be varied by changing V tune that controls i d6 and i 1 . Note that the real part of input impedance depends on L s and can be changed by varying L s only. Its value has been selected to ensure that Z in is matched to the source. The quality factor of input matching network (Q in ) is one of the primary elements used to determine the bandwidth of network. For the designed CTLNA, Q in can be expressed as
where X L and R are imaginary and real part of input impedance, respectively. From (17) and (18), Q in can be simplified as
It can be concluded from (19) that the bandwidth and f op of CTLNA increases as Q in becomes smaller.
Gain
Gain of designed CTLNA can be derived similar to a narrowband LNA shown in Figure 1 . However, in this case, the input gate inductor L g is replaced with a transformer based variable inductor L d and its impedance Z inT (ω) depends on M and α. The output loading network is similar to a conventional load. The low noise voltage gain for CTLNA can be derived from its small signal model of input and amplification stage shown in Figure 9 . For cascode LNAs, since all transistors are the same,
where k n is conduction parameter, g m2 is the transconductance of the transistor Q 2 and V T is the threshold voltage of implemented Philips MOS transistor. The small signal voltage gain A v of an LNA is defined as
Substituting Equation (16) in Equation (23), V in expands to
Also,
From Equations (22) and (25),
Finally, substituting Equations (24) and (26) in Equation (21), A v can be derived as
where C gs2 is the gate-source capacitance of the transistor Q 2 . Equation (27) substantiates that A v for the designed CTLNA depends on α and eventually on V tune . Hence the gain can also be tuned continuously in the desired band by sweeping V tune from 0.5 V to 1.5 V. Figure 9 . Simplified small signal model of CTLNA for gain analysis.
Noise Figure
Error! Reference source not found. shows the noise equivalent model for the designed circuit. NF for the proposed CTLNA can be quantified by deriving its noise factor F. The main noise source in the circuit is thermal noise and all passives in the circuit are considered as ideal. Considering that there are multiple noise sources in the circuit, it would be rather impractical to evaluate F without detailed noise model for all noise sources. Therefore, an expression for output noise current due to all noise sources is calculated. The short circuit noise current due to source is 
and ω ω ω ω Figure   Figure 10 shows the noise equivalent model for the designed circuit. NF for the proposed CTLNA can be quantified by deriving its noise factor F. The main noise source in the circuit is thermal noise and all passives in the circuit are considered as ideal. Considering that there are multiple noise sources in the circuit, it would be rather impractical to evaluate F without detailed noise model for all noise sources. Therefore, an expression for output noise current due to all noise sources is calculated. The short circuit noise current due to source is
Noise
and
where g m Eq = g m2 + g m3 + g m4 and C Eq = C gs2 + C gs3 + C gs4 , ω z is the zero introduced due to noise effect from other transistors Q 2 , Q 3 and Q 4 in parallel and V n,s is the noise voltage at source. The short circuit noise current due to thermal drain noise of transistor Q 1 , Q 2 in amplification stage is
where i n,d1 and i n,d2 are drain noise currents of Q 1 and Q 2 . The transistors Q 3 , Q 4 and Q 5 in the PS circuit also contribute to the overall NF of CTLNA. Therefore, short circuit noise current due to drain noise of Q 3 , Q 4 and Q 5 is
(31)
The short-circuit noise current due to drain noise of tuning transistor Q 6 is
and due to load is i sc,rl = i n,rl
where i n,d3 , i n,d4 , i n,d5 , i n,d6 are the noise currents of transistors Q 3 , Q 4 , Q 5 and Q 6 and i n,rl is the noise current of load resistance R L . Using (28) to (33), F for the proposed LNA can be derived as 
Results and Discussion
The proposed CTLNA is designed and simulated in MIC process. Keysight ADS and MATLAB are used as simulation tools for CTLNA analysis. The circuit is biased with 1.8 V supply and sinks 9 mA current. As can be seen in Figure 4a 
g m5 V gs5 The LNA input matching network has been designed to match to 50 Ω at a particular centre frequency in the tuning range. The calculated 3 dB bandwidth at 2.2 GHz, 2.3 GHz, 2.41 GHz, 2.52 GHz and 2.65 GHz are 20 MHz, 100 MHz, 10 MHz, 10 MHz and 30 MHz, respectively. Figure 4b shows simulated gain for the designed CTLNA. The LNA gain directly depends on value of loading inductor L2. However, due to its dependency on α it can be tuned to different frequencies from 2.2 to 2.8 GHz. In addition, the CTLNA gain depends upon Transistors Q7 and Q8 in the buffer stage are capable enough to stabilize the LNA and achieve high output impedance. The output return loss S22 is less than -8dB in the tuning range and achieves a peak minimum at center frequency of 2.35 GHz, which is the resonant frequency of output matching network. The reverse isolation S12 also remains more than 30dB across the tuning range. Figure 4c shows the variation of S12 and S22 with frequencies of selected band.
Error! Reference source not found.a,b show simulated NF for designed CTLNA with tuning frequency and Vtune, respectively. It is clear from Error! Reference source not found.(b) that minimum NF at each center frequency varies between 1.4 dB to 4.8 dB. NF is a bit higher for 2.2 GHz and 2.3 GHz, which are initial frequencies in the tuning range. However, it is lower than 2 dB at center frequencies ranging from 2.4 GHz to 2.8 GHz.
The LNA stability depends upon the source and the load matching networks, which depends on the frequency of operation. Consequently, the designed CTLNA is supposed to be stable at a 
The proposed CTLNA is designed and simulated in MIC process. Keysight ADS and MATLAB are used as simulation tools for CTLNA analysis. The circuit is biased with 1.8 V supply and sinks 9 mA current. As can be seen in Figure 11a , S 11 achieves a peak minimum for all different values of V tune from 0.5 V to 1.5 V in steps of 0.2 V. It is below −10 dB at each center frequency for the entire tuning range and achieves as low as −40.4 dB at 2.57 GHz at V tune = 1.2 V.
The LNA input matching network has been designed to match to 50 Ω at a particular centre frequency in the tuning range. The calculated 3 dB bandwidth at 2.2 GHz, 2.3 GHz, 2.41 GHz, 2.52 GHz and 2.65 GHz are 20 MHz, 100 MHz, 10 MHz, 10 MHz and 30 MHz, respectively. Figure 11b shows simulated gain for the designed CTLNA. The LNA gain directly depends on value of loading inductor L 2 . However, due to its dependency on α it can be tuned to different frequencies from 2.2 to 2.8 GHz. In addition, the CTLNA gain depends upon g m1 , g m2 , C gs1 source degeneration inductor L s , and designed transformer parameters. The LNA achieves a maximum gain of 18 dB at 2.36 GHz in the stipulated tuning range. The minimum gain at 2.2 GHz center frequency is approximately 8 dB. Transistors Q 7 and Q 8 in the buffer stage are capable enough to stabilize the LNA and achieve high output impedance.
For the designed LNA, K > 1 and |Δ| < 1 at all center frequencies within in the tuning range. Kt > 1 is a single variable criterion to determine the unconditional stability of LNA [24] . Subsequently, the LNA is stable in the entire tuning range. Error! Reference source not found. shows variation of K with Vtune at different center frequencies. Linearity of LNA is commonly measured by determining 1-dB compression point P1dB and third-order intercept point IP3. Non-linearities in the system lead to gain-compression that causes the LNA gain to deviate from the normal curve. P1dB and IIP3 calculations have been performed using 1-tone and 2-tone inputs, respectively. A non-linear model of the amplifier is analyzed with a frequency offset of 10 MHz between two tones. The source and load impedances have been set to 50 The output return loss S 22 is less than -8dB in the tuning range and achieves a peak minimum at center frequency of 2.35 GHz, which is the resonant frequency of output matching network. The reverse isolation S 12 also remains more than 30dB across the tuning range. Figure 11c shows the variation of S 12 and S 22 with frequencies of selected band. Figure 12a ,b show simulated NF for designed CTLNA with tuning frequency and V tune , respectively. It is clear from Figure 12b that minimum NF at each center frequency varies between 1.4 dB to 4.8 dB. NF is a bit higher for 2.2 GHz and 2.3 GHz, which are initial frequencies in the tuning range. However, it is lower than 2 dB at center frequencies ranging from 2.4 GHz to 2.8 GHz.
The LNA stability depends upon the source and the load matching networks, which depends on the frequency of operation. Consequently, the designed CTLNA is supposed to be stable at a particular center frequency while it is unstable at other frequencies. Stability of LNA can be determined by calculating stability factor K and stability constant ∆ or by plotting stability circles. K and ∆ are can be mathematically determined using either Rollet's criteria or Tan's formulae [24] as: For the designed LNA, K > 1 and |∆| < 1 at all center frequencies within in the tuning range. K t > 1 is a single variable criterion to determine the unconditional stability of LNA [24] . Subsequently, the LNA is stable in the entire tuning range. Figure 13 shows variation of K with V tune at different center frequencies.
Linearity of LNA is commonly measured by determining 1-dB compression point P 1dB and third-order intercept point IP 3 . Non-linearities in the system lead to gain-compression that causes the LNA gain to deviate from the normal curve. P 1dB and IIP 3 calculations have been performed using 1-tone and 2-tone inputs, respectively. A non-linear model of the amplifier is analyzed with a frequency offset of 10 MHz between two tones. The source and load impedances have been set to 50 Ω, while the harmonic frequency was selected to be 2.4 GHz. IP 3 and P 1dB values for the designed CTLNA, range between −15 dBm to −31 dBm and −25 dBm to −42 dBm, respectively. Figure 14 shows the variation of P 1dB with V tune in steps of 0.1V for the proposed CTLNA. 
Conclusions
The design and analysis of an input tuning LNA with transformer based variable inductor matching is presented. The proposed CTLNA can be primarily used for SDR applications, such as green radio networks. The presented design takes advantage of continuous tuning due to magnetic coupling between primary and secondary windings of transformer. This occurs by changing the ratio of currents through primary and secondary windings of the transformer network. To achieve tunability, currents through transformer windings should be in phase. The methodology can be used to further implement a tunable LNA along the frequency band of 2.2 to 2.8 GHz. The design effectively integrates the matching network into an inductively degenerated CS amplifier. The LNA achieves a wideband and tunable gain in the stipulated bandwidth. The input return loss is less than −10 dB and achieves a minimum of −40.4 dB at 2.57 GHz. The NF ranges between 1.4 to 4.8 dB. In addition, mathematical analysis of transformer model, phase shifter and amplification stage are discussed. The proposed technique outlines an idea of continuous tuning that can be implemented to scale the input inductor value for any related application. Table 2 summarizes the simulated performance of designed CTLNA and comparison with previously published works. 
